

CLAIMS:

1. A method of forming an electrical connection with a transistor source/drain region of an SOI transistor comprising:

forming a plurality of spaced apart semiconductive material islands over an insulative material, individual islands comprising respective outer surfaces;

forming a conductive transistor gate over at least some of the outer surfaces;

forming at least one conductive source/drain diffusion region within semiconductive material laterally adjacent at least one of the gates;

forming a first conductive material between at least some of the islands and laterally spaced from the one source/drain diffusion region, the first conductive material extending elevationally below the outer surface over which the one conductive gate is formed; and

forming a second conductive material over and in electrical connection with the first conductive material and the one source/drain diffusion region to provide an electrical connection.

2. The method of forming an electrical connection with a transistor source/drain region of claim 1, wherein the forming a first conductive material comprises:

etching insulating material between adjacent islands; and

replacing at least some of the etched insulating material with the first conductive material.

1  
2 3. The method of forming an electrical connection with a  
transistor source/drain region of claim 1, wherein:

3 the islands define respective separation spaces between adjacent  
4 islands, at least some of the separation spaces being occupied with  
5 insulating material; and

6 the forming of the first conductive material comprises:  
7 removing at least some of the insulating material occupying at  
8 least one of the separation spaces; and

9 replacing at least some of the removed insulating material with  
10 first conductive material to a degree sufficient to only partially occupy  
11 the one separation space with first conductive material.

12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

1  
2  
3  
4 4. The method of forming an electrical connection with a  
transistor source/drain region of claim 1, wherein:

5 individual islands have respective sidewalls and define respective  
separation spaces between adjacent island sidewalls, at least some of the  
separation spaces between island sidewalls being occupied with insulating  
material; and

6 the forming of the first conductive material comprises:

7 etching at least some of the insulating material occupying at least  
8 one of the separation spaces to a degree sufficient to expose at least  
9 a portion of an island sidewall;

10 forming additional insulating material over the exposed island  
11 sidewall portion and to a degree sufficient to leave at least a portion  
12 of the separation space unoccupied with any additional insulating  
13 material; and

14 forming first conductive material within the remaining unoccupied  
15 separation space.

16  
17  
18  
19  
20  
21  
22  
23  
24

TO SEARCH INDEXED SERIALIZED FILED

5. A method of forming an electrical connection comprising:  
1 forming a diffusion region in semiconductive material, the diffusion  
2 region having an outer surface;  
3 forming a conductive line laterally spaced from the semiconductive  
4 material and diffusion region, a predominate portion of the conductive  
5 line being disposed elevationally below the diffusion region outer surface;  
6 and  
7 interconnecting the conductive line and the diffusion region with  
8 electrically conductive material.

W.P.J.  
2/27/97

10  
11 6. The method of claim 5, wherein ~~the~~ interconnecting the  
12 conductive line and the diffusion region comprises forming the  
13 electrically conductive material over both the conductive line and the  
14 diffusion region.

15  
16 7. The method of claim 5, wherein the forming of the  
17 conductive line comprises:

18 forming an isolation oxide region laterally adjacent the  
19 semiconductive material, the oxide region having a lateral width;

20 removing a portion of the isolation oxide intermediate the lateral  
21 width; and

22 replacing at least some of the removed isolation oxide with  
23 electrically conductive material.

1  
2 8. The method of claim 5, wherein the forming of the  
conductive line comprises:

3 forming an isolation oxide region laterally adjacent the  
4 semiconductive material, the oxide region having a lateral width;

5 removing a portion of the isolation oxide intermediate the lateral  
6 width and to a greater degree in an elevationally downward direction  
7 than a laterally outward direction; and

8 replacing at least some of the removed isolation oxide with  
9 electrically conductive material.

10  
11 9. The method of claim 5, wherein the forming of the  
12 conductive line comprises:

13 forming an isolation oxide region laterally adjacent the  
14 semiconductive material, the oxide region having a first lateral width;

15 removing a portion of the isolation oxide at least intermediate the  
16 lateral width;

17 forming oxide material within the first lateral width and to a  
18 degree sufficient to occupy less than the first lateral width and to  
19 define a second lateral width; and

20 replacing at least some of the removed isolation oxide with  
21 electrically conductive material.

10. A method of forming at least one interconnection to a node  
location in SOI integrated circuitry comprising:

3 forming a conductive diffused node location in a silicon-containing  
4 structure, the structure being formed over and surrounded by isolation  
5 oxide;

6 forming a first conductive material laterally adjacent the silicon-  
7 containing structure, a predominate portion of the first conductive  
8 material being disposed elevationally below the diffused node location;  
9 and

10 forming a second conductive material over at least a portion of  
11 the first conductive material and the node location to provide an  
12 electrical interconnection therebetween.

13  
14 11. The method of claim 10, wherein the first conductive  
15 material and the second conductive material comprise the same material.

16  
17 12. The method of claim 10, wherein the first conductive  
18 material and the second conductive material comprise the different  
19 materials.

1                   13. The method of claim 10, wherein the forming a first  
2 conductive material comprises:

3                   etching the isolation oxide and exposing at least a portion of the  
4 silicon-containing structure, the etching defining an elongated trench for  
5 receiving first conductive material; and

6                   filling at least a portion of the trench with first conductive  
7 material.

8  
9                   14. The method of claim 10, wherein the forming a first  
10 conductive material comprises:

11                   etching the isolation oxide and exposing at least a portion of the  
12 silicon-containing structure, the etching defining an elongated trench for  
13 receiving first conductive material;

14                   depositing an oxide material within the trench and over the  
15 exposed portion of the silicon-containing structure, the oxide material  
16 defining a trough within the trench; and

17                   filling at least a portion of the trough with first conductive  
18 material.

15. The method of claim 10, wherein the forming a first  
1 conductive material comprises:

2 etching the isolation oxide to a degree sufficient to expose a  
3 silicon-containing sidewall of the silicon-containing structure and a silicon-  
4 containing sidewall of another laterally adjacent silicon-containing  
5 structure, the two silicon-containing sidewalls generally facing one another  
6 and defining a trench therebetween;

7 forming an oxide lining within the trench and over the two  
8 silicon-containing sidewalls, the oxide lining defining a trough within the  
9 trench; and

10 forming first conductive material within at least a portion of the  
11 trough and over at least some of the oxide lining.

13  
14 16. A method of forming integrated circuitry comprising:  
15 forming a diffusion region within semiconductive material between  
16 spaced apart isolation oxide regions;

17 forming a conductive line within at least one of the isolation  
18 oxide regions adjacent the diffusion region; and

19 forming conductive material over the diffusion region and the  
20 conductive line to provide an electrical interconnection therebetween.

TOP SECRET//COMINT

1 17. The method of forming integrated circuitry of claim 16,  
2 wherein the forming a conductive line comprises:

3 etching the one isolation oxide region to elevationally below the  
4 diffusion region; and

5 forming conductive line material within the one isolation region.

6  
7 18. The method of forming integrated circuitry of claim 16,  
8 wherein the forming a conductive line comprises:

9 etching the one isolation oxide region to elevationally below the  
10 diffusion region, the etching defining a lateral width dimension in a  
11 width dimension direction;

12 forming oxide material within the lateral width dimension and to  
13 a degree sufficient to occupy about two thirds of at least some of the  
14 lateral width dimension in the width dimension direction; and

15 forming conductive line material in at least some of the lateral  
16 width dimension which is not occupied with oxide material.

19. A method of forming an electrical connection to a node  
location comprising:

3 forming at least one isolation trench within a bulk semiconductive  
4 substrate, the isolation trench being disposed laterally adjacent a  
5 substrate active area;

6 filling the one isolation trench with isolation oxide;

7 removing some of the isolation oxide from the one isolation  
8 trench;

9 replacing the removed isolation oxide with first conductive  
10 material;

11 forming a diffusion region in the substrate active area, the  
12 diffusion region defining a node location to which electrical connection  
13 is to be made; and

14 forming second conductive material over the first conductive  
15 material and the diffusion region to provide an electrical connection  
16 therebetween.

17  
18 20. The method of forming an electrical connection to a node  
19 location of claim 19, wherein the diffusion region has an outer surface  
20 and the first conductive material is formed to extend predominately  
21 below the diffusion region outer surface.

21. The method of forming an electrical connection to a node location of claim 19 further comprising forming at least one conductive gate within the active area.

22. The method of forming an electrical connection to a node location of claim 19, wherein:

the forming of the one isolation trench comprises forming at least two isolation trenches which are laterally spaced from one another, the trenches being thereafter filled with isolation oxide; and

the removing comprises removing only some isolation oxide from both trenches, the removed isolation oxide being thereafter replaced with first conductive material.

23. The method of forming an electrical connection to a node location of claim 19, wherein the first conductive material and the second conductive material comprise the same material.

24. The method of forming an electrical connection to a node location of claim 19, wherein the first conductive material and the second conductive material comprise different materials.

1                   25. A method of forming conductive lines comprising:  
2                   forming an oxide isolation grid between semiconductive material;  
3                   forming conductive material within the oxide isolation grid to form  
4                   a conductive grid therein; and  
5                   removing selected portions of the conductive material grid to  
6                   define interconnect lines within the oxide isolation grid.

7  
8                   26. The method of forming conductive lines of claim 25, wherein  
9                   the forming an oxide isolation grid comprises forming individual oxide  
10                  isolation regions over a semiconductive substrate by trench and refill  
11                  technique.

12  
13                  27. The method of forming conductive lines of claim 25, wherein  
14                  the forming an oxide isolation grid comprises:  
15                  forming a plurality of silicon-containing islands over an insulative  
16                  surface; and  
17                  forming oxide isolation regions between silicon-containing islands.

28. The method of forming conductive lines of claim 25, wherein the forming conductive material within the oxide isolation grid comprises: etching into the oxide isolation grid to define a network of outwardly-exposed trenches running within the oxide isolation grid; forming conductive material within and over the outwardly-exposed trenches to a degree sufficient to completely fill the trenches; and planarizing the conductive material to isolate conductive material within the trenches and to define the conductive grid.

29. A method of forming a conductive grid over a substrate comprising:

forming a layer of insulative material over a substrate surface; forming a plurality of upstanding silicon-containing structures over the insulative material, the silicon-containing structures comprising respective outer surfaces;

defining a network of conduits within the insulative material between individual silicon-containing structures; and

filling the conduits at least partially with conductive material to provide a conductive grid.

30. The method of forming a conductive grid of claim 29, wherein defining a network of conduits comprises etching at least some of the insulative material between individual silicon-containing structures to below an adjacent silicon-containing outer surface.

1 31. The method of forming a conductive grid of claim 29,  
2 wherein:

3 the defining a network of conduits comprises etching at least some  
4 of the insulative material between individual silicon-containing structures  
5 to a degree sufficient to expose respective silicon-containing structure  
6 sidewalls; and

7 prior to filling the conduits at least partially with conductive  
8 material, forming an oxide lining material within the conduits and over  
9 the exposed respective silicon-containing structure sidewalls.

10  
11 32. A method of forming a conductive network comprising:  
12 forming a plurality of oxide isolation regions over a semiconductive  
13 substrate; and  
14 forming conductive material received within at least one of the  
15 oxide isolation regions.

16  
17 33. The method of forming a conductive network of claim 32,  
18 wherein the forming a conductive material comprises:  
19 etching into at least some oxide isolation region material;  
20 forming conductive material within the etched oxide isolation  
21 regions; and  
22 planarizing the conductive material to a degree sufficient to isolate  
23 desired conductive material relative to other conductive material, the  
24 planarizing defining the conductive network.

34. The method of forming a conductive network of claim 32, wherein the forming a conductive material comprises:

etching into at least some oxide isolation region material; chemical vapor depositing an oxide lining material within the etched isolation regions;

forming conductive material within the etched oxide isolation regions and over oxide lining material; and

planarizing the conductive material to a degree sufficient to isolate desired conductive material relative to other conductive material, the planarizing defining the conductive network.

35. The method of forming a conductive network of claim 32, wherein the forming a conductive material comprises:

etching into at least some oxide isolation region material; chemical vapor depositing an oxide lining material within the etched isolation regions;

forming conductive material within the etched oxide isolation regions and over oxide lining material;

planarizing the conductive material to a degree sufficient to isolate desired conductive material relative to other conductive material, the planarizing defining the conductive network; and

removing selected conductive material to define a plurality of interconnect lines.

1                   36. A method of forming conductive lines in electrical contact  
2                   with active area diffusion regions comprising:

3                   forming insulative material over a semiconductive substrate;

4                   forming a plurality of silicon-containing structures over the  
5                   insulative material, individual silicon-containing structures having  
6                   respective sidewalls, adjacent silicon-containing structure sidewalls defining  
7                   respective spaces therebetween;

8                   forming nitride-containing caps atop the individual silicon-containing  
9                   structures;

10                  forming insulative material in the spaces between individual  
11                  adjacent silicon-containing structures;

12                  planarizing the insulative material to be generally coplanar with  
13                  the nitride-containing caps;

14                  etching at least some of the insulative material between individual  
15                  adjacent silicon-containing structures to a degree sufficient to expose the  
16                  respective sidewalls of the adjacent silicon-containing structures, the  
17                  etching defining respective troughs between the sidewalls having lateral  
18                  widths in lateral width directions;

19                  depositing an oxide lining material within the troughs and over  
20                  respective sidewalls to a degree sufficient to fill about two thirds of the  
21                  lateral width of the trough in the lateral width direction;

22                  forming conductive material over the substrate and in at least  
23                  some of the remaining one third of the lateral width of the trough;

1 planarizing the oxide lining material and the conductive material  
2 to be substantially coplanar with nitride-containing caps;

3 recessing remaining conductive material within the trough to below  
4 an immediately adjacent planar surface;

5 masking selected substrate areas;

6 removing conductive material from unmasked substrate areas;

7 forming insulative material over the substrate, the insulative  
8 material filling in the troughs from which conductive material was  
9 removed and covering conductive material which was not removed;

10 planarizing the insulative material to be substantially coplanar with  
11 the nitride-containing caps;

12 removing the nitride-containing caps to outwardly expose respective  
13 outer surfaces of the silicon-containing structures, respective outer  
14 surfaces defining individual active areas in which diffusion regions are  
15 to be formed;

16 forming individual oxide layers over respective silicon-containing  
17 structure outer surfaces;

18 forming a polysilicon layer over the oxide layers;

19 planarizing the polysilicon layer;

20 forming an oxide layer over the polysilicon layer to provide stack  
21 structures over the silicon-containing structures;

22 patterning and etching the stack structures to form individual gate  
23 structures over the silicon-containing structures;

24 forming sidewall spacers over respective gate structure sidewalls;

1 forming diffusion regions in the silicon-containing structures  
2 adjacent individual gate structures;

3 forming insulative material over the substrate;

4 planarizing the insulative material;

5 patterning and etching the insulative material to outwardly expose  
6 at least one diffusion region and at least some of the conductive  
7 material; and

8 forming connective polysilicon material over the one exposed  
9 diffusion region and the conductive material, the connective material  
10 interconnecting the one exposed diffusion region and the conductive  
11 material, the conductive material providing a conductive line to the one  
12 diffusion region.

13

14 37. Integrated memory circuitry comprising:

15 a substrate;

16 a plurality of source/drain diffusion regions supported by the  
17 substrate;

18 a plurality of isolation oxide regions supported by the substrate  
19 and interposed between and separating at least some of the source/drain  
20 diffusion regions; and

21 a plurality of conductive lines supported by the substrate at least  
22 some of which being operatively connected with at least some of the  
23 source/drain diffusion regions and disposed within the isolation oxide  
24 regions.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

38. The integrated memory circuitry of claim 37 further comprising a plurality of silicon-containing structures, the structures being separated by respective isolation oxide regions and supporting respective source/drain diffusion regions.

39. The integrated memory circuitry of claim 37, wherein the source/drain diffusion regions define respective outer surfaces and a predominant portion of at least some of the conductive lines which are disposed within the isolation oxide regions are disposed elevationally below the source/drain diffusion regions' outer surfaces.

00000000000000000000000000000000